Fabian Wolter
4b31639dca
STM32F0 fix using HSI48 as SYSCLK on devices with CRS
...
Fixes #3651
2024-12-14 23:32:08 +01:00
Marvin Drees
a0e056a629
Update STM32U5 OTG HS clock handling
...
Signed-off-by: Marvin Drees <marvin.drees@9elements.com>
2024-12-10 13:10:06 +01:00
Dario Nieuwenhuis
0d5cd7d692
Merge pull request #3582 from itswenb/main
...
fix: Add missing clock check
2024-11-27 09:50:34 +00:00
Bing Wen
09c9f64b8e
Add missing clock check
2024-11-27 17:44:03 +08:00
Ulf Lilleengen
8e25bc56f6
Merge pull request #3574 from itswenb/main
...
feat: Add new feature to enable overclocking
2024-11-27 07:38:00 +00:00
Bing Wen
d0340ad297
Fix & Revert
2024-11-27 12:33:32 +08:00
Bing Wen
52ab015fac
Add new
2024-11-27 12:23:13 +08:00
Bing Wen
8eaa3c8fd3
Add new feature to enable overclocking
2024-11-26 12:46:20 +08:00
Christian Enderle
48fd80919a
rcc: enable lse for stm32u0
2024-11-22 10:37:12 +01:00
Christian Enderle
f598cae376
compute lse and lsi frequency for STM32L and STM32U0 series
2024-11-21 12:12:00 +01:00
Christian Enderle
e76473ae95
fixed hanging when lse_sysen disabled
2024-11-18 12:23:56 +01:00
Christian Enderle
e09e4e9612
Enable user to choose to pass lse clock to peripherals
2024-11-18 12:23:56 +01:00
Junfeng Liu
4d75c4ee51
Fix wrong unit
2024-11-12 10:36:44 +08:00
Christian Enderle
cf2424f5c2
RCC: add lsi and lse clock frequency for STM32U5
2024-11-07 14:16:10 +01:00
Christian Enderle
7231032f97
RCC: added msik for stm32u5
2024-11-07 13:32:07 +01:00
elagil
e69be0a23b
fix: STM32U5 RCC fields
2024-11-06 19:46:55 +01:00
Dario Nieuwenhuis
ee669ee5c5
Update nighlty, fix warnings.
...
Fixes #2599
2024-10-14 00:11:16 +02:00
Kevin
85b7c8957c
Add presence check for OTG_HS peripheral on STM32H7R/S series
2024-09-22 01:11:32 +02:00
Kevin
6d9af8304c
Add USBPHYC clock configuration for H7RS series
2024-09-22 00:23:07 +02:00
Kevin
2f60d78ea3
Add OTG_HS support for STM32H7R/S
2024-09-22 00:23:07 +02:00
Alexandros Liarokapis
2b7e76efe9
Fix dma nvic issues on dual core lines
...
This commit addresses #3256 by disabling dma NVIC interrupt enablement at startup.
Instead, per-channel NVIC interrupt enablement is now done with the rest of the dma channel configuration.
This ensures that each core will only handle the interrupts of the DMA channels that it uses.
2024-08-17 16:54:41 +03:00
Dion Dokter
2a7fe16ceb
Improve shared data placement, require less atomic support and use unsafecell for the clocks
2024-08-05 11:18:16 +02:00
Dion Dokter
f6f312270f
fmt
2024-07-09 09:37:49 +02:00
Dion Dokter
203297b569
Make clocks repr C.
...
Add shared data.
Modify freq functions to use shared data.
Modify examples to use new init/
2024-07-08 16:54:06 +02:00
David Flemström
662e97f7b5
Panic on index-out-of-bounds when releasing RCC node
2024-06-29 01:37:35 +02:00
David Flemström
114dda2fd1
Avoid accidental copy of static var before creating mut ref
2024-06-29 01:34:07 +02:00
David Flemström
73d937dc33
Remove implicit bounds checking from rcc module
2024-06-28 22:52:10 +02:00
Jan Špaček
94007ce6e0
stm32/gpio: refactor AfType
2024-06-16 21:11:55 +02:00
Jan Špaček
368893c9cb
Emit cargo:rustc-check-cfg instructions from build.rs
2024-05-30 18:28:29 +02:00
Dario Nieuwenhuis
39c5a6c3f7
Merge pull request #3002 from honzasp/rcc-info
...
stm32/rcc: replace generated enable/disable code with runtime info
2024-05-30 11:50:40 +00:00
Dario Nieuwenhuis
c46172acac
stm32: remove pointer-to-pointer-to-registers.
...
in chiptool pacs the register block struct is already a pointer, so
using pointers to it is redundant.
2024-05-30 13:07:18 +02:00
Aurélien Jacobs
ec6cfc1f21
stm32: ensure the core runs on HSI clock while setting up rcc
2024-05-27 17:31:29 +02:00
Jan Špaček
081afca3f0
stm32/rcc: replace generated enable/disable code with runtime info
2024-05-25 18:44:55 +02:00
Dario Nieuwenhuis
7a26cc3764
Merge pull request #2786 from andelf/fix/stm32wl-msi-crash
...
Fix crash caused by using higher MSI range as sysclk on STM32WL
2024-05-21 22:07:50 +00:00
Dario Nieuwenhuis
5ecc9b805d
Merge pull request #2829 from aurelj/stm32-rcc-hsi
...
stm32: ensure the core runs on HSI clock while setting up rcc
2024-05-21 22:06:24 +00:00
Dario Nieuwenhuis
6a508b3210
stm32: use funcs for info/state, const for ENABLE_BIT.
2024-05-21 01:24:10 +02:00
Dario Nieuwenhuis
eeb6ffce4c
stm32/rcc: add ClockEnableBit struct.
2024-05-20 23:37:20 +02:00
Joël Schulz-Ansres
4c55931b6a
Remove redundant dsi_phy: None from rcc
2024-05-02 14:58:38 +02:00
Joël Schulz-Ansres
9fe50a7639
Add stm32 dsihost driver
2024-05-02 13:43:42 +02:00
Dario Nieuwenhuis
fb67fe0a6c
stm32: add support for STM32H7[RS] "bootflash line", add HIL tests.
2024-05-01 02:24:45 +02:00
Dario Nieuwenhuis
6f44d7a9df
stm32: update metapac. Adds U5 LPDMA, fixes ADC_COMMONs.
2024-04-29 20:52:27 +02:00
eZio Pan
d9e59e8e42
low power for h5
2024-04-28 00:33:02 +08:00
Aurélien Jacobs
10ee1c1ae8
stm32: ensure the core runs on HSI clock while setting up rcc
2024-04-16 23:36:47 +02:00
Dario Nieuwenhuis
65c085ce91
Add stm32u0 support.
2024-04-14 22:29:07 +02:00
chemicstry
64b806db0b
Expose RCC enable and disable methods
2024-04-12 18:07:44 +03:00
Andelf
803b76df86
Fix crash caused by using higher MSI on STM32WL
2024-04-08 01:23:49 +08:00
Dillon McEwan
2ad82c2adf
Fix 'clocok' typo in RCC docs
2024-04-05 10:07:15 -07:00
eZio Pan
cf11d28d62
stm32 H5: LSE low drive mode is not functional
2024-03-27 00:55:44 +08:00
Dario Nieuwenhuis
2bca875b5f
stm32: use private_bounds for sealed traits.
2024-03-23 01:38:51 +01:00
Dominic
71179fa818
Check for CPU_FREQ_BOOST
2024-03-09 11:55:09 +01:00
