v0.44, v0.45

This commit is contained in:
Pontus Borg
2020-10-09 05:16:51 +02:00
parent a90be14d34
commit 224c271efc
7 changed files with 16320 additions and 13902 deletions

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

View File

@@ -90,6 +90,29 @@ X Pin_4 4 -200 -200 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Connector_Generic_Conn_02x02_Top_Bottom
#
DEF Connector_Generic_Conn_02x02_Top_Bottom J 0 40 Y N 1 F N
F0 "J" 50 100 50 H V C CNN
F1 "Connector_Generic_Conn_02x02_Top_Bottom" 50 -200 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
Connector*:*_2x??_*
$ENDFPLIST
DRAW
S -50 -95 0 -105 1 1 6 N
S -50 5 0 -5 1 1 6 N
S -50 50 150 -150 1 1 10 f
S 150 -95 100 -105 1 1 6 N
S 150 5 100 -5 1 1 6 N
X Pin_1 1 -200 0 150 R 50 50 1 1 P
X Pin_2 2 -200 -100 150 R 50 50 1 1 P
X Pin_3 3 300 0 150 L 50 50 1 1 P
X Pin_4 4 300 -100 150 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Connector_Generic_Conn_02x03_Odd_Even
#
DEF Connector_Generic_Conn_02x03_Odd_Even J 0 40 Y N 1 F N
@@ -117,6 +140,23 @@ X Pin_6 6 300 -100 150 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Connector_TestPoint
#
DEF Connector_TestPoint TP 0 30 N N 1 F N
F0 "TP" 0 270 50 H V C CNN
F1 "Connector_TestPoint" 0 200 50 H V C CNN
F2 "" 200 0 50 H I C CNN
F3 "" 200 0 50 H I C CNN
$FPLIST
Pin*
Test*
$ENDFPLIST
DRAW
C 0 130 30 0 1 0 N
X 1 1 0 0 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Connector_USB_B_Micro
#
DEF Connector_USB_B_Micro J 0 40 Y Y 1 F N
@@ -212,28 +252,6 @@ X 2 2 150 0 50 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_D_Schottky
#
DEF Device_D_Schottky D 0 40 N N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "Device_D_Schottky" 0 -100 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
TO-???*
*_Diode_*
*SingleDiode*
D_*
$ENDFPLIST
DRAW
P 2 0 1 0 50 0 -50 0 N
P 4 0 1 8 50 50 50 -50 -50 0 50 50 N
P 6 0 1 8 -75 25 -75 50 -50 50 -50 -50 -25 -50 -25 -25 N
X K 1 -150 0 100 R 50 50 1 1 P
X A 2 150 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_LED
#
DEF Device_LED D 0 40 N N 1 F N
@@ -282,6 +300,23 @@ X 2 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_Net-Tie_2
#
DEF Device_Net-Tie_2 NT 0 0 N N 1 F N
F0 "NT" 0 50 50 H V C CNN
F1 "Device_Net-Tie_2" 0 -50 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
Net*Tie*
$ENDFPLIST
DRAW
P 2 0 1 10 -50 0 50 0 N
X 1 1 -100 0 100 R 50 50 1 1 P
X 2 2 100 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R_Small
#
DEF Device_R_Small R 0 10 N N 1 F N
@@ -332,6 +367,34 @@ X ~ 3 0 -200 200 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Huvud_AON7418
#
DEF Huvud_AON7418 Q 0 40 Y Y 1 F N
F0 "Q" 0 0 50 H V C CNN
F1 "Huvud_AON7418" 0 0 50 H V C CNN
F2 "Package_DFN_QFN:DFN-8-1EP_3x3mm_P0.65mm_EP1.7x2.05mm" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
C -35 -500 110 1 1 10 N
C 0 -570 10 1 1 0 F
C 0 -430 10 1 1 0 F
P 2 1 1 0 -90 -500 -200 -500 N
P 2 1 1 10 -90 -425 -90 -575 N
P 2 1 1 10 -70 -550 -70 -590 N
P 2 1 1 10 -70 -480 -70 -520 N
P 2 1 1 10 -70 -410 -70 -450 N
P 2 1 1 0 0 -400 0 -430 N
P 3 1 1 0 0 -600 0 -500 -70 -500 N
P 4 1 1 0 -70 -570 30 -570 30 -430 -70 -430 N
P 4 1 1 0 -60 -500 -20 -485 -20 -515 -60 -500 F
P 4 1 1 0 10 -480 15 -485 45 -485 50 -490 N
P 4 1 1 0 30 -485 15 -510 45 -510 30 -485 N
X S 1 0 -700 100 U 50 50 1 1 P
X G 2 -300 -500 100 R 50 50 1 1 I
X D 3 0 -300 100 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Interface_CAN_LIN_SN65HVD230
#
DEF Interface_CAN_LIN_SN65HVD230 U 0 40 Y Y 1 F N
@@ -436,26 +499,25 @@ X 1 1 0 -100 100 U 50 50 1 1 I
ENDDRAW
ENDDEF
#
# Regulator_Switching_TPS54233
# Regulator_Switching_TPS54308
#
DEF Regulator_Switching_TPS54233 U 0 20 Y Y 1 F N
F0 "U" 0 450 50 H V C CNN
F1 "Regulator_Switching_TPS54233" 0 350 50 H V C CNN
F2 "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm" 0 0 50 H I C CNN
F3 "" 0 -50 50 H I C CNN
DEF Regulator_Switching_TPS54308 U 0 20 Y Y 1 F N
F0 "U" -300 250 50 H V L CNN
F1 "Regulator_Switching_TPS54308" 0 250 50 H V L CNN
F2 "Package_TO_SOT_SMD:SOT-23-6" 50 -350 50 H I L CNN
F3 "" -300 350 50 H I C CNN
ALIAS TPS54308
$FPLIST
SOIC*3.9x4.9mm*
SOT?23*
$ENDFPLIST
DRAW
S -300 300 300 -300 1 1 10 f
X BOOT 1 400 200 100 L 50 50 1 1 I
X VIN 2 -400 200 100 R 50 50 1 1 W
X EN 3 -400 0 100 R 50 50 1 1 I
X SS 4 -400 -200 100 R 50 50 1 1 I
X FB 5 400 -200 100 L 50 50 1 1 I
X COMP 6 -400 -100 100 R 50 50 1 1 P
X GND 7 0 -400 100 U 50 50 1 1 W
X PH 8 400 0 100 L 50 50 1 1 O
S -300 200 300 -200 0 1 10 f
X GND 1 0 -300 100 U 50 50 1 1 W
X SW 2 400 0 100 L 50 50 1 1 w
X VIN 3 -400 100 100 R 50 50 1 1 W
X FB 4 400 -100 100 L 50 50 1 1 I
X EN 5 -400 -100 100 R 50 50 1 1 I
X BOOT 6 400 100 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#

File diff suppressed because it is too large Load Diff

View File

@@ -1,4 +1,4 @@
update=03/08/2020 20:33:10
update=11/08/2020 00:26:49
version=1
last_client=kicad
[general]
@@ -12,6 +12,16 @@ NetIExt=net
version=1
LibDir=
[eeschema/libraries]
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=Pcbnew
SpiceAjustPassiveValues=0
LabSize=50
ERC_TestSimilarLabels=1
[pcbnew]
version=1
PageLayoutDescrFile=
@@ -266,13 +276,3 @@ uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.25
dPairViaGap=0.25
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=Pcbnew
SpiceAjustPassiveValues=0
LabSize=50
ERC_TestSimilarLabels=1

File diff suppressed because it is too large Load Diff

Binary file not shown.