William 45e7a7a55a Update CFBLR configuration
As per section "43.7.23 LTDC layer x color frame buffer length register (LTDC_LxCFBLR)" of Reference manual for STM32U5 RM0456, CFBLL has to be set to the length of one pixel line plus 3 (instead of plus 7 as for H7)
2024-10-25 15:03:26 +02:00
..
2024-10-15 12:29:12 +03:00
2024-10-16 17:45:40 +07:00
2024-10-14 00:12:45 +02:00
2024-06-16 21:11:55 +02:00
2024-10-15 13:23:57 +02:00
2024-10-14 00:11:16 +02:00
2024-09-21 07:52:54 -05:00
2024-07-10 13:26:18 +02:00
2024-10-21 17:50:05 -03:00
2024-06-16 21:11:55 +02:00
2024-07-09 09:53:01 +02:00
2024-10-16 18:45:27 +03:00
2024-10-14 00:11:16 +02:00
2024-10-25 15:03:26 +02:00
2024-06-16 21:11:55 +02:00
2024-06-06 23:19:07 +02:00
fmt
2024-07-09 09:37:49 +02:00
2024-08-18 21:19:16 +02:00
2024-03-20 16:39:09 +01:00