Dion Dokter
|
2a7fe16ceb
|
Improve shared data placement, require less atomic support and use unsafecell for the clocks
|
2024-08-05 11:18:16 +02:00 |
|
Dion Dokter
|
f6f312270f
|
fmt
|
2024-07-09 09:37:49 +02:00 |
|
Dion Dokter
|
203297b569
|
Make clocks repr C.
Add shared data.
Modify freq functions to use shared data.
Modify examples to use new init/
|
2024-07-08 16:54:06 +02:00 |
|
David Flemström
|
662e97f7b5
|
Panic on index-out-of-bounds when releasing RCC node
|
2024-06-29 01:37:35 +02:00 |
|
David Flemström
|
114dda2fd1
|
Avoid accidental copy of static var before creating mut ref
|
2024-06-29 01:34:07 +02:00 |
|
David Flemström
|
73d937dc33
|
Remove implicit bounds checking from rcc module
|
2024-06-28 22:52:10 +02:00 |
|
Jan Špaček
|
081afca3f0
|
stm32/rcc: replace generated enable/disable code with runtime info
|
2024-05-25 18:44:55 +02:00 |
|
Dario Nieuwenhuis
|
6a508b3210
|
stm32: use funcs for info/state, const for ENABLE_BIT.
|
2024-05-21 01:24:10 +02:00 |
|
Dario Nieuwenhuis
|
eeb6ffce4c
|
stm32/rcc: add ClockEnableBit struct.
|
2024-05-20 23:37:20 +02:00 |
|
Dario Nieuwenhuis
|
fb67fe0a6c
|
stm32: add support for STM32H7[RS] "bootflash line", add HIL tests.
|
2024-05-01 02:24:45 +02:00 |
|
Dario Nieuwenhuis
|
65c085ce91
|
Add stm32u0 support.
|
2024-04-14 22:29:07 +02:00 |
|
chemicstry
|
64b806db0b
|
Expose RCC enable and disable methods
|
2024-04-12 18:07:44 +03:00 |
|
Dillon McEwan
|
2ad82c2adf
|
Fix 'clocok' typo in RCC docs
|
2024-04-05 10:07:15 -07:00 |
|
Dario Nieuwenhuis
|
2bca875b5f
|
stm32: use private_bounds for sealed traits.
|
2024-03-23 01:38:51 +01:00 |
|
Dario Nieuwenhuis
|
95234cddba
|
stm32: autogenerate mux config for all chips.
|
2024-03-01 23:54:37 +01:00 |
|
Eli Orona
|
394abda092
|
Fix report with the same name
|
2024-02-24 12:58:38 -08:00 |
|
Eli Orona
|
e79d2dd756
|
Move to internal mod and re-export the enums
|
2024-02-24 12:54:58 -08:00 |
|
Eli Orona
|
88e29608ed
|
Rust fmt
|
2024-02-20 17:59:51 -08:00 |
|
Eli Orona
|
2ee9b37373
|
Move to a single Mux Struct.
|
2024-02-20 17:54:35 -08:00 |
|
Dario Nieuwenhuis
|
1860e22693
|
stm32/rcc: unify f0, f1, f3.
|
2024-02-14 17:24:20 +01:00 |
|
Dario Nieuwenhuis
|
ccd2c574c3
|
stm32/rcc: port F0 to new API.
|
2024-02-13 01:21:51 +01:00 |
|
Dario Nieuwenhuis
|
6c72638ed0
|
stm32/rcc: fix more build failures.
|
2024-02-04 22:47:29 +01:00 |
|
Dario Nieuwenhuis
|
9866847375
|
stm32: autogenerate clocks struct, enable mux for all chips.
|
2024-02-02 23:24:34 +01:00 |
|
Adin Ackerman
|
d372cba266
|
additional chip variants required more clocks
|
2024-01-02 16:25:51 -08:00 |
|
Adin Ackerman
|
34713b4910
|
fix g0 being left out of some clock controls
|
2024-01-02 16:03:23 -08:00 |
|
Dario Nieuwenhuis
|
124478c5e9
|
stm32: more docs.
|
2023-12-18 19:11:23 +01:00 |
|
Dario Nieuwenhuis
|
4051aead0f
|
stm32: update stm32-metapac. Fixes USB on STM32WB.
|
2023-12-08 23:45:12 +01:00 |
|
Dario Nieuwenhuis
|
c27459c052
|
Update stm32-metapac.
|
2023-12-08 20:07:59 +01:00 |
|
Dario Nieuwenhuis
|
ace5221080
|
stm32/rcc: unify f2 into f4/f7.
|
2023-11-13 01:59:33 +01:00 |
|
Dario Nieuwenhuis
|
066dc297ed
|
stm32/rcc: unify l0l1 and l4l5.
|
2023-11-13 01:05:07 +01:00 |
|
Dario Nieuwenhuis
|
0272deb158
|
stm32/rcc: add shared code for hsi48 with crs support.
|
2023-11-05 23:52:54 +01:00 |
|
xoviat
|
dc467e89a0
|
stm32: compute stop mode and workaround rtt test bug
|
2023-11-04 13:49:54 -05:00 |
|
xoviat
|
e8a3cfaed6
|
stm32/low-power: refactor refcount
|
2023-10-25 19:07:31 -05:00 |
|
Dario Nieuwenhuis
|
a39ae12edc
|
stm32/rcc: misc cleanups.
|
2023-10-23 17:36:21 +02:00 |
|
Dario Nieuwenhuis
|
0ef1cb29f7
|
stm32/rcc: merge wb into l4/l5.
|
2023-10-23 17:36:21 +02:00 |
|
Dario Nieuwenhuis
|
b9e13cb5d1
|
stm32/rcc: merge wl into l4/l5.
|
2023-10-23 00:31:36 +02:00 |
|
Dario Nieuwenhuis
|
f20f170b1f
|
stm32/rcc: refactor and unify f4 into f7.
|
2023-10-18 05:11:31 +02:00 |
|
xoviat
|
a3574e519a
|
stm32: update metapac
|
2023-10-16 20:04:10 -05:00 |
|
Dario Nieuwenhuis
|
18e96898ea
|
stm32/rcc: unify L4 and L5.
|
2023-10-16 04:00:51 +02:00 |
|
Dario Nieuwenhuis
|
5c5e681819
|
stm32/rcc: add better support for L4/L4+ differences.
|
2023-10-16 03:23:43 +02:00 |
|
xoviat
|
b24520579a
|
rcc: ahb/apb -> hclk/pclk
|
2023-10-15 19:51:35 -05:00 |
|
xoviat
|
1fc35c753b
|
rcc: update pll clock naming
|
2023-10-15 15:10:42 -05:00 |
|
xoviat
|
4a156df7a1
|
stm32: expand rcc mux to g4 and h7
|
2023-10-14 23:33:57 -05:00 |
|
xoviat
|
824556c9c8
|
rcc: remove mux_prefix from clocks
|
2023-10-14 12:51:45 -05:00 |
|
xoviat
|
3264941c1b
|
rcc mux: update metapac
|
2023-10-13 23:06:32 -05:00 |
|
Dario Nieuwenhuis
|
97ca0e77bf
|
stm32: avoid creating many tiny critical sections in init.
Saves 292 bytes on stm32f0 bilnky with max optimizations (from 3132 to 2840).
|
2023-10-12 16:20:34 +02:00 |
|
pbert
|
ecdd7c0e2f
|
enable clock first
|
2023-10-12 11:04:44 +02:00 |
|
pbert
|
f65a96c541
|
STM32: combine RccPeripherals reset() and enable() to reset_and_enable()
|
2023-10-12 11:04:19 +02:00 |
|
xoviat
|
57ccc1051a
|
stm32: add initial rcc mux for h5
|
2023-10-11 20:59:47 -05:00 |
|
Dario Nieuwenhuis
|
70a91945fc
|
stm32: remove atomic-polyfill.
|
2023-10-12 02:07:26 +02:00 |
|