Dario Nieuwenhuis
|
4051aead0f
|
stm32: update stm32-metapac. Fixes USB on STM32WB.
|
2023-12-08 23:45:12 +01:00 |
|
Dario Nieuwenhuis
|
c27459c052
|
Update stm32-metapac.
|
2023-12-08 20:07:59 +01:00 |
|
Dario Nieuwenhuis
|
ace5221080
|
stm32/rcc: unify f2 into f4/f7.
|
2023-11-13 01:59:33 +01:00 |
|
Dario Nieuwenhuis
|
066dc297ed
|
stm32/rcc: unify l0l1 and l4l5.
|
2023-11-13 01:05:07 +01:00 |
|
Dario Nieuwenhuis
|
0272deb158
|
stm32/rcc: add shared code for hsi48 with crs support.
|
2023-11-05 23:52:54 +01:00 |
|
xoviat
|
dc467e89a0
|
stm32: compute stop mode and workaround rtt test bug
|
2023-11-04 13:49:54 -05:00 |
|
xoviat
|
e8a3cfaed6
|
stm32/low-power: refactor refcount
|
2023-10-25 19:07:31 -05:00 |
|
Dario Nieuwenhuis
|
a39ae12edc
|
stm32/rcc: misc cleanups.
|
2023-10-23 17:36:21 +02:00 |
|
Dario Nieuwenhuis
|
0ef1cb29f7
|
stm32/rcc: merge wb into l4/l5.
|
2023-10-23 17:36:21 +02:00 |
|
Dario Nieuwenhuis
|
b9e13cb5d1
|
stm32/rcc: merge wl into l4/l5.
|
2023-10-23 00:31:36 +02:00 |
|
Dario Nieuwenhuis
|
f20f170b1f
|
stm32/rcc: refactor and unify f4 into f7.
|
2023-10-18 05:11:31 +02:00 |
|
xoviat
|
a3574e519a
|
stm32: update metapac
|
2023-10-16 20:04:10 -05:00 |
|
Dario Nieuwenhuis
|
18e96898ea
|
stm32/rcc: unify L4 and L5.
|
2023-10-16 04:00:51 +02:00 |
|
Dario Nieuwenhuis
|
5c5e681819
|
stm32/rcc: add better support for L4/L4+ differences.
|
2023-10-16 03:23:43 +02:00 |
|
xoviat
|
b24520579a
|
rcc: ahb/apb -> hclk/pclk
|
2023-10-15 19:51:35 -05:00 |
|
xoviat
|
1fc35c753b
|
rcc: update pll clock naming
|
2023-10-15 15:10:42 -05:00 |
|
xoviat
|
4a156df7a1
|
stm32: expand rcc mux to g4 and h7
|
2023-10-14 23:33:57 -05:00 |
|
xoviat
|
824556c9c8
|
rcc: remove mux_prefix from clocks
|
2023-10-14 12:51:45 -05:00 |
|
xoviat
|
3264941c1b
|
rcc mux: update metapac
|
2023-10-13 23:06:32 -05:00 |
|
Dario Nieuwenhuis
|
97ca0e77bf
|
stm32: avoid creating many tiny critical sections in init.
Saves 292 bytes on stm32f0 bilnky with max optimizations (from 3132 to 2840).
|
2023-10-12 16:20:34 +02:00 |
|
pbert
|
ecdd7c0e2f
|
enable clock first
|
2023-10-12 11:04:44 +02:00 |
|
pbert
|
f65a96c541
|
STM32: combine RccPeripherals reset() and enable() to reset_and_enable()
|
2023-10-12 11:04:19 +02:00 |
|
xoviat
|
57ccc1051a
|
stm32: add initial rcc mux for h5
|
2023-10-11 20:59:47 -05:00 |
|
Dario Nieuwenhuis
|
70a91945fc
|
stm32: remove atomic-polyfill.
|
2023-10-12 02:07:26 +02:00 |
|
Dario Nieuwenhuis
|
b91d1eaca0
|
stm32/rcc: add LSE/LSI to all chips, add RTC to more chips.
|
2023-10-11 04:12:38 +02:00 |
|
Dario Nieuwenhuis
|
21915a9a3f
|
stm32/rcc: unify L0 and L1.
|
2023-10-11 01:22:27 +02:00 |
|
Dario Nieuwenhuis
|
6186fe0807
|
stm32/rcc: use PLL enums from PAC.
|
2023-10-09 02:48:22 +02:00 |
|
Dario Nieuwenhuis
|
3a8e0d4a27
|
stm32: implement MCO for all chips.
|
2023-10-07 01:15:24 +02:00 |
|
shakencodes
|
68c4820dde
|
Add MCO support for stm32wl family
|
2023-10-06 14:37:36 -07:00 |
|
Matt Ickstadt
|
f01609036f
|
h7: implement RTC and LSE clock configuration
|
2023-10-06 13:28:30 -05:00 |
|
xoviat
|
e042b3056d
|
stm32: fix stop
|
2023-10-02 18:11:03 -05:00 |
|
Mateusz Butkiewicz
|
e1951f3ddf
|
feat(stm32f7): restore rtc configuration for stm32f7 series
|
2023-09-27 16:08:05 +02:00 |
|
Dario Nieuwenhuis
|
83b4c01273
|
stm32/rcc: unify h5 and h7.
|
2023-09-21 23:47:56 +02:00 |
|
xoviat
|
a6ef314be1
|
stm32: update configure_ls as agreed
|
2023-09-17 18:41:45 -05:00 |
|
Dario Nieuwenhuis
|
bbe1d96045
|
stm32/rcc: use AHBPrescaler div impls in stm32wba
|
2023-09-17 02:30:50 +02:00 |
|
Dario Nieuwenhuis
|
8315cf064e
|
stm32: add stm32wba support.
|
2023-09-16 04:04:45 +02:00 |
|
xoviat
|
08415e001e
|
stm32/f3: add high res for hrtim and misc.
|
2023-09-10 13:33:17 -05:00 |
|
xoviat
|
7573160077
|
Merge branch 'main' of https://github.com/embassy-rs/embassy into adc-g4
|
2023-09-05 17:02:28 -05:00 |
|
xoviat
|
f502271940
|
stm32: add initial adc f3 impl
|
2023-09-05 16:46:57 -05:00 |
|
Daehyeok Mun
|
49ba9c3da2
|
initial support for STM32G4 ADC
|
2023-09-04 23:36:41 -07:00 |
|
xoviat
|
27dfced285
|
stm32: fix rcc wb
|
2023-08-29 19:51:21 -05:00 |
|
xoviat
|
989c98f316
|
stm32/rtc: autocompute prescalers
|
2023-08-29 19:41:03 -05:00 |
|
xoviat
|
fb942e6675
|
stm32: re-export rtcclocksource
|
2023-08-27 09:25:14 -05:00 |
|
xoviat
|
4caa8497fc
|
stm32: extract backupdomain into mod
|
2023-08-27 09:07:34 -05:00 |
|
xoviat
|
48085939e7
|
stm32/rcc: rename common to bus
|
2023-08-27 08:35:13 -05:00 |
|
xoviat
|
cda4047310
|
stm32: flesh out lp executor
|
2023-08-24 19:29:11 -05:00 |
|
xoviat
|
83f224e140
|
stm32/lp: add refcount
|
2023-08-23 20:18:34 -05:00 |
|
xoviat
|
7bff2ebab3
|
Merge pull request #1766 from xoviat/rtc-w
stm32/rtc: add start/stop wakeup
|
2023-08-22 21:50:53 +00:00 |
|
xoviat
|
5bfddfc9b6
|
stm32/rcc: add rtc to f410
|
2023-08-21 18:10:10 -05:00 |
|
xoviat
|
8c12453544
|
stm32/rcc: set rtc clock on f4
|
2023-08-21 17:50:18 -05:00 |
|