Dario Nieuwenhuis
|
0272deb158
|
stm32/rcc: add shared code for hsi48 with crs support.
|
2023-11-05 23:52:54 +01:00 |
|
Dario Nieuwenhuis
|
8911a4d855
|
stm32/rcc: switch to modern api for l0, l1.
|
2023-11-05 03:06:13 +01:00 |
|
Dario Nieuwenhuis
|
a39ae12edc
|
stm32/rcc: misc cleanups.
|
2023-10-23 17:36:21 +02:00 |
|
Dario Nieuwenhuis
|
412bcad2d1
|
stm32: rename HSI16 -> HSI
|
2023-10-22 22:39:55 +02:00 |
|
xoviat
|
bbd12c9372
|
stm32: update metapac
|
2023-10-17 20:31:44 -05:00 |
|
xoviat
|
a3574e519a
|
stm32: update metapac
|
2023-10-16 20:04:10 -05:00 |
|
xoviat
|
b24520579a
|
rcc: ahb/apb -> hclk/pclk
|
2023-10-15 19:51:35 -05:00 |
|
Dario Nieuwenhuis
|
b91d1eaca0
|
stm32/rcc: add LSE/LSI to all chips, add RTC to more chips.
|
2023-10-11 04:12:38 +02:00 |
|
Dario Nieuwenhuis
|
21915a9a3f
|
stm32/rcc: unify L0 and L1.
|
2023-10-11 01:22:27 +02:00 |
|