LailaTheElf/embassy
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Review fixes

Browse Source
This commit is contained in:
Martin Algesten 2025-01-24 09:08:11 +01:00
parent 9a159a8db0
commit c72d9ec859
2 changed files with 29 additions and 50 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
embassy-stm32/build.rs
View File

@ -1383,7 +1383,7 @@ fn main() {
for e in rcc_registers.ir.enums { for e in rcc_registers.ir.enums {
fn is_rcc_name(e: &str) -> bool { fn is_rcc_name(e: &str) -> bool {
match e { match e {
"Pllp" | "Pllq" | "Pllr" | "Pllm" | "Plln" => true, "Pllp" | "Pllq" | "Pllr" | "Pllm" | "Plln" | "Prediv1" | "Prediv2" => true,
"Timpre" | "Pllrclkpre" => false, "Timpre" | "Pllrclkpre" => false,
e if e.ends_with("pre") || e.ends_with("pres") || e.ends_with("div") || e.ends_with("mul") => true, e if e.ends_with("pre") || e.ends_with("pres") || e.ends_with("div") || e.ends_with("mul") => true,
_ => false, _ => false,

77
embassy-stm32/src/rcc/f013.rs
View File

@ -41,6 +41,8 @@ pub enum PllSource {
HSI, HSI,
#[cfg(rcc_f0v4)] #[cfg(rcc_f0v4)]
HSI48, HSI48,
#[cfg(stm32f107)]
PLL2,
} }
#[derive(Clone, Copy)] #[derive(Clone, Copy)]
@ -100,9 +102,7 @@ pub struct Config {
#[cfg(stm32f107)] #[cfg(stm32f107)]
pub pll3: Option<Pll2Or3>, pub pll3: Option<Pll2Or3>,
#[cfg(stm32f107)] #[cfg(stm32f107)]
pub prediv1_src: Option<PreDiv1Src>, pub prediv2: PllPreDiv,
#[cfg(stm32f107)]
pub prediv2: Option<PllPreDiv>,
pub ahb_pre: AHBPrescaler, pub ahb_pre: AHBPrescaler,
pub apb1_pre: APBPrescaler, pub apb1_pre: APBPrescaler,
@ -118,9 +118,9 @@ pub struct Config {
pub adc34: AdcClockSource, pub adc34: AdcClockSource,
#[cfg(stm32f107)] #[cfg(stm32f107)]
pub i2s2_src: Option<I2s2src>, pub i2s2_src: I2s2src,
#[cfg(stm32f107)] #[cfg(stm32f107)]
pub i2s3_src: Option<I2s2src>, pub i2s3_src: I2s2src,
/// Per-peripheral kernel clock selection muxes /// Per-peripheral kernel clock selection muxes
pub mux: super::mux::ClockMux, pub mux: super::mux::ClockMux,
@ -143,9 +143,7 @@ impl Default for Config {
#[cfg(stm32f107)] #[cfg(stm32f107)]
pll3: None, pll3: None,
#[cfg(stm32f107)] #[cfg(stm32f107)]
prediv1_src: None, prediv2: PllPreDiv::DIV1,
#[cfg(stm32f107)]
prediv2: None,
ahb_pre: AHBPrescaler::DIV1, ahb_pre: AHBPrescaler::DIV1,
apb1_pre: APBPrescaler::DIV1, apb1_pre: APBPrescaler::DIV1,
@ -163,9 +161,9 @@ impl Default for Config {
adc34: AdcClockSource::Hclk(AdcHclkPrescaler::Div1), adc34: AdcClockSource::Hclk(AdcHclkPrescaler::Div1),
#[cfg(stm32f107)] #[cfg(stm32f107)]
i2s2_src: None, i2s2_src: I2s2src::SYS,
#[cfg(stm32f107)] #[cfg(stm32f107)]
i2s3_src: None, i2s3_src: I2s2src::SYS,
mux: Default::default(), mux: Default::default(),
} }
@ -207,13 +205,6 @@ pub(crate) unsafe fn init(config: Config) {
} }
}; };
#[cfg(stm32f107)]
let pll2freq = config.pll2.map(|pll2| {
let prediv2 = config.prediv2.unwrap_or(PllPreDiv::DIV1);
let in_freq = hse.unwrap() / (prediv2.to_bits() + 1);
in_freq * pll2.mul
});
// configure HSI48 // configure HSI48
#[cfg(crs)] #[cfg(crs)]
let hsi48 = config.hsi48.map(|config| super::init_hsi48(config)); let hsi48 = config.hsi48.map(|config| super::init_hsi48(config));
@ -222,8 +213,6 @@ pub(crate) unsafe fn init(config: Config) {
// Enable PLL // Enable PLL
let pll = config.pll.map(|pll| { let pll = config.pll.map(|pll| {
#[cfg(stm32f107)]
let prediv1_src = config.prediv1_src.unwrap_or(PreDiv1Src::HSE);
let (src_val, src_freq) = match pll.src { let (src_val, src_freq) = match pll.src {
#[cfg(any(rcc_f0v3, rcc_f0v4, rcc_f3v3))] #[cfg(any(rcc_f0v3, rcc_f0v4, rcc_f3v3))]
PllSource::HSI => (Pllsrc::HSI_DIV_PREDIV, unwrap!(hsi)), PllSource::HSI => (Pllsrc::HSI_DIV_PREDIV, unwrap!(hsi)),
@ -234,24 +223,27 @@ pub(crate) unsafe fn init(config: Config) {
} }
(Pllsrc::HSI_DIV2, unwrap!(hsi)) (Pllsrc::HSI_DIV2, unwrap!(hsi))
} }
#[cfg(not(stm32f107))] PllSource::HSE => {
PllSource::HSE => (Pllsrc::HSE_DIV_PREDIV, unwrap!(hse)),
#[cfg(stm32f107)] #[cfg(stm32f107)]
PllSource::HSE => ( RCC.cfgr2().modify(|w| w.set_prediv1src(PreDiv1Src::HSE));
Pllsrc::HSE_DIV_PREDIV,
match prediv1_src { (Pllsrc::HSE_DIV_PREDIV, unwrap!(hse))
PreDiv1Src::HSE => unwrap!(hse), }
PreDiv1Src::PLL2 => unwrap!(pll2freq),
},
),
#[cfg(rcc_f0v4)] #[cfg(rcc_f0v4)]
PllSource::HSI48 => (Pllsrc::HSI48_DIV_PREDIV, unwrap!(hsi48)), PllSource::HSI48 => (Pllsrc::HSI48_DIV_PREDIV, unwrap!(hsi48)),
};
#[cfg(not(stm32f107))]
let in_freq = src_freq / pll.prediv;
#[cfg(stm32f107)] #[cfg(stm32f107)]
let in_freq = src_freq / (pll.prediv.to_bits() + 1); PllSource::PLL2 => {
if config.pll2.is_none() {
panic!("if PLL source is PLL2, Config::pll2 must also be set.");
}
let pll2 = unwrap!(config.pll2);
let in_freq = hse.unwrap() / config.prediv2;
let pll2freq = in_freq * pll2.mul;
RCC.cfgr2().modify(|w| w.set_prediv1src(PreDiv1Src::PLL2));
(Pllsrc::HSE_DIV_PREDIV, pll2freq)
}
};
let in_freq = src_freq / pll.prediv;
rcc_assert!(max::PLL_IN.contains(&in_freq)); rcc_assert!(max::PLL_IN.contains(&in_freq));
let out_freq = in_freq * pll.mul; let out_freq = in_freq * pll.mul;
@ -275,19 +267,11 @@ pub(crate) unsafe fn init(config: Config) {
out_freq out_freq
}); });
// Prediv1 Source Mux (HSE or PLL2)
#[cfg(stm32f107)]
if let Some(prediv1_src) = config.prediv1_src {
RCC.cfgr2().modify(|w| w.set_prediv1src(prediv1_src));
}
// pll2 and pll3 // pll2 and pll3
#[cfg(stm32f107)] #[cfg(stm32f107)]
{ {
// Common prediv for PLL2 and PLL3 // Common prediv for PLL2 and PLL3
if let Some(prediv) = config.prediv2 { RCC.cfgr2().modify(|w| w.set_prediv2(config.prediv2));
RCC.cfgr2().modify(|w| w.set_prediv2(prediv));
}
// Configure PLL2 // Configure PLL2
if let Some(pll2) = config.pll2 { if let Some(pll2) = config.pll2 {
@ -390,13 +374,8 @@ pub(crate) unsafe fn init(config: Config) {
// I2S2 and I2S3 // I2S2 and I2S3
#[cfg(stm32f107)] #[cfg(stm32f107)]
{ {
if let Some(i2s2_src) = config.i2s2_src { RCC.cfgr2().modify(|w| w.set_i2s2src(config.i2s2_src));
RCC.cfgr2().modify(|w| w.set_i2s2src(i2s2_src)); RCC.cfgr2().modify(|w| w.set_i2s3src(config.i2s3_src));
}
if let Some(i2s3_src) = config.i2s3_src {
RCC.cfgr2().modify(|w| w.set_i2s3src(i2s3_src));
}
} }
// Wait for the new prescalers to kick in // Wait for the new prescalers to kick in