stm32: flash: fix flash erase on stm32f3xx series
STM32F3xx series also needs a wait of at least one clock cycle before reading the BSY bit during a flash erase - previously this was only applied to STM32F1xx series.
This commit is contained in:
parent
06869e2e85
commit
844d3b38de
@ -64,8 +64,8 @@ pub(crate) unsafe fn blocking_erase_sector(sector: &FlashSector) -> Result<(), E
|
|||||||
// BSY bit, because there is a one-cycle delay between
|
// BSY bit, because there is a one-cycle delay between
|
||||||
// setting the STRT bit and the BSY bit being asserted
|
// setting the STRT bit and the BSY bit being asserted
|
||||||
// by hardware. See STM32F105xx, STM32F107xx device errata,
|
// by hardware. See STM32F105xx, STM32F107xx device errata,
|
||||||
// section 2.2.8
|
// section 2.2.8, and also RM0316 Rev 10 section 4.2.3 for
|
||||||
#[cfg(stm32f1)]
|
// STM32F3xx series.
|
||||||
pac::FLASH.cr().read();
|
pac::FLASH.cr().read();
|
||||||
|
|
||||||
let mut ret: Result<(), Error> = wait_ready_blocking();
|
let mut ret: Result<(), Error> = wait_ready_blocking();
|
||||||
|
|||||||
Loading…
x
Reference in New Issue
Block a user